SOC Physical Design Engineer Lead

Intel

  • Bangalore, Karnataka
  • Permanent
  • Full-time
  • 15 days ago
Job Description Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis. Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking. Analyzes results and makes recommendations to improve current and future CPU microarchitectures closely collaborating with logic, circuit, architecture, and design automation teams. Possesses CPUspecific expertise in various aspects of struct ural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, structured placement, routing, synthesis, and DFT. Works intimately with industry EDA vendors to build and enhance tool capabilities to design a highspeed, lowpower synthesizable CPU. Optimizes CPU design to improve productlevel parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation. Qualifications Education: B.Tech. or M.Tech. in Electrical/Electronics Engineering with 10-12+ years' of experience Key skills: Experience in all aspects of physical design flow in SOC. Experience in timing signoff, formal verification and low power static signoff Experience in all aspects of clock distribution. Experience in deep submicron process technology nodes is strongly preferred Solid understanding of power delivery and power plane distributions, power estimation and optimization in SOC. Solid understanding industry standard tools for synthesis, place and route and tape out flows. Solid understanding of physical design verification methods to debug LVS/DRC. Other Locations IN, Hyderabad Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel's offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements. Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

foundit

Similar Jobs

  • SoC Physical Design Lead, Full Chip Implementation

    Google

    • Bangalore, Karnataka
    Minimum qualifications: Bachelor's degree in Electrical Engineering or equivalent practical experience. 10 years of experience in physical design full chip implementation. Experien…
    • 17 days ago
  • SoC Physical Design Engineer, Google Cloud

    Google

    • Bangalore, Karnataka
    Minimum qualifications: Bachelor’s degree in Electrical Engineering or equivalent practical experience. 4 years of experience with design, clock/voltage domain crossing, Design …
    • 5 days ago
  • SoC Physical Design Engineer, Google Cloud

    Google

    • Bangalore, Karnataka
    Minimum qualifications: Bachelor's degree in Electrical Engineering or equivalent practical experience. 4 years of experience with design, clock/voltage domain crossing, Design for…
    • 10 hours ago