
MTS Silicon Design Engineer
- Hyderabad, Telangana
- Permanent
- Full-time
- Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff
- Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automating that process for improved efficiency.
- Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks
- Work with CAD on the development of pre-production synthesis (Design Compiler) and STA (Primetime) flows
- Requires a mix of SDC knowledge, EDA tool competence and Tcl based scripting capability (in both EDA environment and standalone Linux Tcl shell scripts)
- About 6 to 10 years of relevant experience
- Worked with EDA tools that enable RTL quality checks
- Hands on experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical flows.
- Experience with analyzing the timing reports and identifying both the design and constraints related issues.
- Automating workflows in a distributed compute environment.
- Scripting language experience: Python/TCL preferred.
- Bachelors or Masters degree in computer engineering/Electrical Engineering